Normal view MARC view ISBD view

Verilog Digital System Design: Register Transfer Level Synth

By:

Navabi, Zainalabedin

Material type: Text

Text

TextPublication details: New Delhi; MC graw hill book company ISBN:

0

DDC classification:

621.392 NAV

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Materials specified	Status	Date due	Barcode
Books	Indus University Library (IULIB)	621.392 NAV (Browse shelf(Opens below))		Available		MTC0007

Browsing Indus University Library (IULIB) shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available		No cover image available	Next
Previous	621.381 TOK Digital Electronics: Principles and Applications (CD)	621.3822 KUO Digital Signal Processors: Architectures Implementations, an	621.38452 FEH Wireless Digital Communications: Modulation and Spread Spect	621.392 NAV Verilog Digital System Design: Register Transfer Level Synth	621.392 PER VHDL: Programming by Example (CD)	621.4712 HAR High Temperature Phase Change Materials for Thermal Energy Storage : Fundamentals to Applications	621.815 JUv Fundamentals of Machine Component Design (CD)	Next

There are no comments on this title.

to post a comment.

Powered by Koha