Normal view MARC view ISBD view

Chip Design For Submicron Vlsi: Cmos Layout And Simulation

By:

Material type: Text

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Materials specified	Status	Date due	Barcode
Books	Indus Institute of Technology and Engineering (IITE)	IITE	621.395 UYE (Browse shelf(Opens below))		Available		11635

Previous	No cover image available		No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.395 RAO Switching Theory And Logic Design	621.395 SMI Application Specific Integrated Circuits	621.395 UYE Chip Design For Submicron Vlsi: Cmos Layout And Simulation	621.395 UYE Chip Design For Submicron Vlsi: Cmos Layout And Simulation	621.395 UYE Chip Design For Submicron Vlsi: Cmos Layout And Simulation	621.395 UYE Chip Design For Submicron Vlsi: Cmos Layout And Simulation	621.395 UYE Chip Design For Submicron Vlsi: Cmos Layout And Simulation	Next

There are no comments on this title.

to post a comment.

Indus University LibraryOnline Public Access Catalogue