Indus University Library
Online Public Access Catalogue

Chip Design For Submicron Vlsi: Cmos Layout And Simulation

By: Material type: TextTextPublication details: New Delhi; CENGAGE LEARNING INDIA PRIVATE LIMITED 2008Description: 411pISBN:
  • 97988131501955
Subject(s):
DDC classification:
  • 621.395 UYE
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Materials specified Status Date due Barcode
Books Books Indus Institute of Technology and Engineering (IITE) IITE 621.395 UYE (Browse shelf(Opens below)) Available 11635

There are no comments on this title.

to post a comment.

Powered by Koha