Normal view MARC view ISBD view

Chip Design For Submicron Vlsi: Cmos Layout And Simulation

Uyemura, John P.

Chip Design For Submicron Vlsi: Cmos Layout And Simulation - New Delhi; CENGAGE LEARNING INDIA PRIVATE LIMITED 2008 - 411p.

ISBN: 97988131501955

Subjects--Topical Terms:

Dewey Class. No.: 621.395 / UYE

Place hold
Print
Add to your cart (remove)
Send to device
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Indus University LibraryOnline Public Access Catalogue

Chip Design For Submicron Vlsi: Cmos Layout And Simulation

Indus University Library
Online Public Access Catalogue